Verilog CPU

IN ACTIVE DEVELOPMENT

Goal

Build a RISC-V CPU with verilog

Media

GitHub repository

github.com/georgesleen/verilog-cpu